This course comprises three labs and a final project, which use a combination of Verilog, C, and Qsys (a graphical language used to program on-board connections). The class was originally taught by Bruce Land but is currently not being offered until a new lecturer is found. According to Bruce the class will return in Spring 2021.

Community content is available under CC-BY-SA unless otherwise noted.